

Fig. 1




Fig.2




Fig.3




Fig.4




Fig.5

TRANSISTOR AREA CALCULATION
FORMULA HOLDING PART

$$\text{ONE TRANSISTOR AREA} = L \times W + AD + AS$$

Fig.6




Fig.7




Fig.8




Fig.9




Fig. 10




Fig. 11

DEFINITION EXAMPLE OF EACH
STANDARD CELL AREA HOLDING PART

| | |
|--------|-----------------------|
| NOTXX1 | 10E-8 μm^2 |
| NOTXX2 | 20E-8 μm^2 |
| NOTXX4 | 40E-8 μm^2 |
| NOTXX8 | 80E-8 μm^2 |
| : | : |
| : | : |

Fig. 12




Fig. 13

DEFINITION EXAMPLE OF EACH STANDARD CELL
AREA POSSESSION RATIO HOLDING PART

| | |
|--------|-----|
| NOTXX1 | 0.8 |
| NOTXX2 | 0.9 |
| NOTXX4 | 0.9 |
| NOTXX8 | 0.8 |
| : | : |
| : | : |

Fig. 14




Fig. 15




Fig. 16




Fig.17

AREA RANGE DESIGNATION
OF LOGIC CIRCUIT BLOCK

DEFINITION EXAMPLE OF PROBABLE WIRING AREA
VALUE FOR EACH BLOCK AREA HOLDING PART

| | |
|--|-------------------------------|
| $300\text{E-}8\ \mu\text{m}^2 > \text{WIRE_AREA} \geq 200\text{E-}8\ \mu\text{m}^2 :$ | |
| 2 | $10\text{E-}8\ \mu\text{m}^2$ |
| 3 | $15\text{E-}8\ \mu\text{m}^2$ |
| 4 | $20\text{E-}8\ \mu\text{m}^2$ |
| 5 | $25\text{E-}8\ \mu\text{m}^2$ |
| : | : |
| : | : |
| $200\text{E-}8\ \mu\text{m}^2 > \text{WIRE_AREA} \geq 100\text{E-}8\ \mu\text{m}^2 :$ | |
| 2 | $5\text{E-}8\ \mu\text{m}^2$ |
| 3 | $7\text{E-}8\ \mu\text{m}^2$ |
| 4 | $10\text{E-}8\ \mu\text{m}^2$ |
| 5 | $12\text{E-}8\ \mu\text{m}^2$ |
| : | : |
| : | : |
| $100\text{E-}8\ \mu\text{m}^2 > \text{WIRE_AREA} \geq 0\ \mu\text{m}^2 :$ | |
| 2 | $2\text{E-}8\ \mu\text{m}^2$ |
| 3 | $3\text{E-}8\ \mu\text{m}^2$ |
| 4 | $4\text{E-}8\ \mu\text{m}^2$ |
| 5 | $5\text{E-}8\ \mu\text{m}^2$ |
| : | : |
| : | : |

THE NUMBER OF CELLS
PROVIDED ON WIRING

PROBABLE WIRING
AREA VALUE

Fig. 18




Fig. 19




Fig.20

AREA RANGE DESIGNATION
OF LOGIC CIRCUIT BLOCK

DEFINITION EXAMPLE OF PROBABLE WIRING CAPACITY
VALUE FOR EACH BLOCK AREA HOLDING PART

| | |
|---|--------|
| $300\text{E-}8\ \mu\text{m}^2 > \text{WIRE-AREA} \geq 200\text{E-}8\ \mu\text{m}^2 :$ | |
| 2 | 0.10pf |
| 3 | 0.13pf |
| 4 | 0.15pf |
| 5 | 0.17pf |
| : | : |
| : | : |
| $200\text{E-}8\ \mu\text{m}^2 > \text{WIRE-AREA} \geq 100\text{E-}8\ \mu\text{m}^2 :$ | |
| 2 | 0.07pf |
| 3 | 0.08pf |
| 4 | 0.10pf |
| 5 | 0.12pf |
| : | : |
| : | : |
| $100\text{E-}8\ \mu\text{m}^2 > \text{WIRE-AREA} \geq 0\ \mu\text{m}^2 :$ | |
| 2 | 0.03pf |
| 3 | 0.04pf |
| 4 | 0.05pf |
| 5 | 0.06pf |
| : | : |
| : | : |

THE NUMBER OF CELLS
PROVIDED ON WIRING

PROBABLE WIRING
AREA VALUE

Fig.21




Fig.22




Fig.23




Fig.24

TRANSISTOR AREA CALCULATION FORMULA HOLDING PART

ONE TRANSISTOR AREA = $L \times W \times M + AD + AS + D \times W$

AREA OF ONE RESISTANCE = $[\text{RESISTANCE VALUE}] / [\text{RESISTANCE VALUE PER UNIT LENGTH}] \times [\text{WIRING WIDTH}]$

AREA OF ONE CAPACITY = $[\text{CAPACITY VALUE}] / [\text{CAPACITY VALUE PER UNIT LENGTH}] \times [\text{WIRING WIDTH}]$

Fig. 25




Fig.26

